|
Master VHDL Effectively : Overview & Booking
Overview
A worldwide industry standard, Esperan's VHDL language and application training provides a
thorough background in the use and application of VHDL to digital hardware design.
This total training package covers all aspects of the language: from basic concepts and
syntax, through synthesis coding styles and guidelines, to advanced language
constructs and design verification.
Latest Updates 2007
Now covering the latest VHDL2006 standard and an overview of PSL
Duration
The course is based around a 5-day agenda. This can also be taken in two stages
by splitting the agenda into separate 2-day Introduction and 3-day Advanced modules.
We can also offer standard or customized versions of this course onsite or at the location of your choice.
Objectives
- To provide a complete understanding of the essential concepts of VHDL.
- To give you practical experience of writing VHDL for synthesis and verification in a
project-based environment using the latest tools.
- To give you the knowledge to approach your VHDL design project with
confidence.
Prerequisites
Delegates should have a basic knowledge of digital hardware design and be
familiar with their choice of operating system. Although some experience of a
software language is useful, it is not essential. The course assumes no prior
knowledge of VHDL.
 |
MASTER VHDL EFFECTIVELY |
 |
|
|
