Esperan - Specman Environment Training


HOME ABOUT US SUPPORT RESOURCES CONTACTS	SITE MAP

	Course Menu

	VHDL Training
	VHDL Application Designing with VHDL Verification with VHDL VHDL for Verilog Engineers

	Verilog Training
	Verilog Application Verilog for VHDL Engineers

	SystemVerilog
	SystemVerilog Design SystemVerilog Verification SystemVerilog Assertions SVA & Formal Verification

	PSL Training
	Verification with PSL PSL & Formal Verification

	Specman Elite & e
	e Verification Environments Advanced Verification

	C++/SystemC
	Verification with C++ SystemC Fundamentals Verification with SystemC Transaction Level Modeling

	PCB Design
	High Speed PCB Design Minimising EMI

	Tcl/Tk and Perl
	Tcl Scripting for EDA Perl Programming

	FPGA Design
	Designing with Altera Designing with Xilinx

NEW! SpecMan Elite Environments : Agenda

Overview & Booking

Learning Objectives
After completing this course, you will be able to understand and apply verification methodologies to create a reusable Specman Elite® environment for complete design verification.

The topics covered in this course include:-

The design verification process.
e language fundamentals.
Object-oriented concepts and dynamic structures.
Automation of constraint-driven random stimulus generation and variation.
e Reuse Methodology eRM.
e Verification Components eVC's.
Constructing flexible and powerful stimulus using sequences.
Advanced functional coverage.
Designing verification environments for reuse.
Debugging verification environments.
Implementing data and protocol/assertion checks.
Best practice techniques.
Tips and tricks for getting the most out of the e language.
Controlling the verification environment.

Course Agenda

Specman Elite for Environment Users Module

Day 1

Coverage Driven Methodology
e Language Basics
Stimulus Creation, constrained random
Stimulus Variation
Stimulus reusability and extendability
Complex subtypes and "when" inheritance

Day 2

Interacting with the simulator
Test phases
Time Consuming Methods (TCM’s) and threads
Complex stimulus creation using sequences
Introduction to Functional Coverage

Specman Elite for Environment Developers Module

Day 3

Architecting the Verification Environment
e Reuse Methodology eRM
Agents, BFM’s and Monitors
Packing and unpacking
Ports mechanism

Day 4
- Creating sequence libraries
- Verification Environment API
- Constraints topology
- Data Checking
- Scoreboarding
Day 5

Temporal Checking (Assertions)
Advanced Functional Coverage
Controlling the Verification Environment
Message Loggers
Objection mechanism
Handling reset

		News
		Latest Developments


		Technical Assets

		Tutorials
		Index SystemVerilog PSL SystemC

		Hardware
		Development Board

		Software
		SystemC LiveCD

		Webseminars
		Coming Soon.. Archive


		Course Schedule

		North America UK and Scandinavia Germany France Israel


		For over 10 years..

		Esperan has been providing VHDL training and Verilog training in UK, US, Canada, Western Europe, South Africa and throughout the world.

Esperan contact information	US contact information
Phone +44 1344 865436 Fax +44 1344 865347 Email info@esperan.com	Tollfree Tel. 1800 220 8148 Fax. 1888 641 6431 Email US-sales@esperan.com