Esperan - Central Europe Course Schedule


HOME ABOUT US SUPPORT RESOURCES CONTACTS	SITE MAP

	Course Menu

	VHDL Training
	VHDL Application Designing with VHDL Verification with VHDL VHDL for Verilog Engineers

	Verilog Training
	Verilog Application Verilog for VHDL Engineers

	SystemVerilog
	SystemVerilog Design SystemVerilog Verification SystemVerilog Assertions SVA & Formal Verification

	PSL Training
	Verification with PSL PSL & Formal Verification

	Specman Elite & e
	e Verification Environments Advanced Verification

	C++/SystemC
	Verification with C++ SystemC Fundamentals Verification with SystemC Transaction Level Modeling

	PCB Design
	High Speed PCB Design Minimising EMI

	Tcl/Tk and Perl
	Tcl Scripting for EDA Perl Programming

	FPGA Design
	Designing with Altera Designing with Xilinx

Public Course Schedule for Germany and Central Europe 2008

Munich Germany

For further information or to register, please contact Esperan Germany.

10-Jan-2008		TCL Scripting for EDA	2 Days
21-Jan-2008		SpecMan Elite Verification Environment	5 Days
21-Jan-2008		Verilog Application Workshop	5 Days
28-Jan-2008		VHDL Application Workshop	5 Days
7-Feb-2008		Perl Programming	2 Days
18-Feb-2008		SystemVerilog for Design and Verification	5 Days
25-Feb-2008		SystemVerilog Assertions	2 Days
25-Feb-2008		Verification with PSL	2 Days
3-Mar-2008		SpecMan Elite Verification Environment	5 Days
10-Mar-2008		High-speed PCB Design	3 Days
10-Mar-2008		Verilog Application Workshop	5 Days
11-Mar-2008		Specman Elite Advanced Verification	3 Days
12-Mar-2008		SystemC Fundamentals	5 Days
13-Mar-2008		Minimising EMI	2 Days
17-Mar-2008		TCL Scripting for EDA	2 Days
31-Mar-2008		VHDL Application Workshop	5 Days
3-Apr-2008		Perl Programming	2 Days
14-Apr-2008		SpecMan Elite Verification Environment	5 Days
21-Apr-2008		Verilog Application Workshop	5 Days
24-Apr-2008		TCL Scripting for EDA	2 Days
26-May-2008		SpecMan Elite Verification Environment	5 Days
2-Jun-2008		SystemVerilog for Design and Verification	5 Days
2-Jun-2008		Verification with PSL	2 Days
9-Jun-2008		SystemVerilog Assertions	2 Days
9-Jun-2008		VHDL Application Workshop	5 Days
16-Jun-2008		High-speed PCB Design	3 Days
16-Jun-2008		Specman Elite Advanced Verification	3 Days
19-Jun-2008		Minimising EMI	2 Days
19-Jun-2008		TCL Scripting for EDA	2 Days
23-Jun-2008		Verilog Application Workshop	5 Days
26-Jun-2008		Perl Programming	2 Days

Other public courses can be scheduled as required. If you are interested in a particular course or date not shown here, please contact Esperan. We will always try our best to meet your requirements.

All courses are available as private on-site or off-site courses. Esperan can even provide pre-configured laptop training machines.

		News
		Latest Developments


		Technical Assets

		Tutorials
		Index SystemVerilog PSL SystemC

		Hardware
		Development Board

		Software
		SystemC LiveCD

		Webseminars
		Coming Soon.. Archive


		Course Schedule

		North America UK and Scandinavia Germany France Israel


		For over 10 years..

		Esperan has been providing VHDL training and Verilog training in UK, US, Canada, Western Europe, South Africa and throughout the world.

Esperan contact information	US contact information
Phone +44 1344 865436 Fax +44 1344 865347 Email info@esperan.com	Tollfree Tel. 1800 220 8148 Fax. 1888 641 6431 Email US-sales@esperan.com