Related classes: Specman Basics for Environment Developers
Duration | Requirements | Agenda
| Scheduled Classes... | ||||||||||||||||||||||||||||||||||||||||
Contact Esperan for more information or to request an on-site class. |
Testimonials
"Good background on verification methodology and an excellent introduction to e"
Introduction
What is Specman Elite?
Specman Elite® is a tool which allows automated and reusable verification environments to be created using the e language. e is an industry and IEEE standard language (IEEE1647) and is unique in that it allows Aspect Orientated Programming (AOP) and powerful Infinity Minus constrained random stimulus generation. Specman Elite® is part of the Cadence Incisive Enterprise Specman Simulator®, but is also interfaced to other simulators.
Overview
In this course, you will learn how to effectively use a verification environment created with the e language for Specman Elite®.
The course is based on a coverage driven verification methodology, which is applicable for a broad range of designs. The material only focuses on how to instantiate, customize and write tests for an existing e-based Specman verification environment. Creating an environment is covered in the Specman Basics for Environment Developers class, for which this is a pre-requisite.
Objectives
After completing this course, you will have gained a better understanding of verification methodologies and will be able use an existing e-language environment for thorough design verification.
Course objectives include:-
- To understand the basics of a modern design verification process, using object-oriented design techniques, constraint-driven random stimulus generation and functional coverage.
- To explore the fundamentals of the e language and e Reuse Methodology.
- To instantiate and configure existing verification environments.
- To construct flexible and powerful stimulus sequences to drive design verification.
Duration
2 days. The course can also be combined with the 3-day Environment Developers class to make a comprehensive 5-day Specman Basics training.
Requirements
Delegates must be experienced with an HDL (Verilog or VHDL) and have some familiarity with verification concepts. No prior knowledge of Specman or e is required.
Description
This is the only course that covers the latest Specman Elite version. The course uniquely utilises direct and unrestricted access to the insight, knowledge, experience and support from the people who create Specman Elite.
The topics covered in this course include:
- The design verification process
- Object-oriented concepts and dynamic structures
- Automation of constraint-driven random stimulus generation and variation
- Fundamentals of the e language
- Introduction to e Reuse Methodology
- Constructing flexible and powerful stimulus sequences
- Functional coverage
Agenda
- Coverage Driven Methodology
- e Language Basics
- Stimulus Creation, constrained random
- Stimulus Variation
- Stimulus reusability and extendability
- Complex subtypes and "when" inheritance
- Interacting with the simulator
- Test phases
- Time Consuming Methods (TCM’s) and threads
- Complex stimulus creation using sequences
- Introduction to Functional Coverage
